AMD’s RAMP to accelerate DDR5 memory on its AM5 platform in direct competition with Intel

HWiNFO announced a few days ago that the latest edition of its monitoring program will include AMD RAMP functionality. Although we had no further information at the time, the developer has now confirmed that AMD RAMP is a DDR5 acceleration technology similar to Intel’s XMP.

The technology is exactly what it sounds like: a competitor to AMD XMP. AMD RAMP technology is expected to debut with the AM5 platform, accelerating DDR5 memory beyond JEDEC specifications. So far, AMD Ryzen desktop processors haven’t been able to match Intel’s XMP speeds, which have now exceeded 6000 Mbps. With RAMP this is supposed to change (Ryzen Accelerated Memory Profile).

Here is the list of changes coming soon to HWiNFO:

  • HWiNFO64 ported to UNICODE.
  • Improved support for Intel XMP 3.0 revision 1.2.
  • Improved sensor monitoring on some ASRock B660 and H610 series.
  • Added preliminary AMD RAMP support.
  • Improved support for future AMD AM5 platforms.

The HWiNFO author and developer verified RAMP support with AMD’s next-gen Ryzen 7000 desktop processors, which will be supported on the AM5 platform, in a post on the Computerbase forums. Memory manufacturers and motherboard manufacturers will be able to work together to provide the best DDR5 DIMM support on their respective products through this technology. RAMP would also allow AMD Ryzen processors to catch up to the massive DDR5 rates currently supported by Alder Lake, and it will be further enhanced with AMD’s Raptor Lake processors, which are expected to arrive around the same time as Zen 4 chips. from AMD.

According to Computerbase, it is unclear whether AMD RAMP will become an established technology, as is not the case with earlier AMD attempts such as A-XMP and AMP (AMD Memory Profile). As AMD launches its next-gen AM5 platform, it will be wonderful to see a well-established memory overclocking standard from the company.

Raphael will be the code name for the next generation Zen 4-based Ryzen desktop processors, which will replace Vermeer’s Zen 3-based Ryzen 5000 desktop processors. The Raphael processors will be based on the 5nm Zen 4 core architecture and will feature 6nm I/O dies in a chiplet design, according to the information we currently have. AMD has hinted that the core counts of its standard next-gen desktop processors will be increased, so we can expect a slight increase from the current maximum of 16 cores and 32 threads.

The Zen 4 design should give up to 25% increase in IPC over the Zen 3 architecture and clock speeds of around 5 GHz. Stack chiplets will be present in future AMD Ryzen 3D V-Cache processors based on the Zen 3 architecture, and this design is also expected to carry over to AMD’s Zen 4 line of chips.

In terms of platform, AM5 motherboards will use the LGA1718 socket, which should survive for a long time. DDR5-5200 memory, 28 PCIe lanes, additional NVMe 4.0 and USB 3.2 I/O, and native USB 4.0 capability can be included in the platform. The flagship X670 and mainstream B650 will be the first two 600-series chipsets for AM5. X670 chipset motherboards are likely to support both PCIe Gen 5 memory and DDR5 memory, although ITX boards should only use B650 chipsets due to their increased size.

Raphael Ryzen desktop processors are also likely to include RDNA 2 integrated graphics, implying that like Intel’s consumer desktop lineup, AMD’s consumer desktop lineup will offer GPU graphics. The number of GPU cores on upcoming chips is speculated to be between 2 and 4 (128-256 cores). This will be less than the number of RDNA 2 CUs found on AMD’s upcoming Ryzen 6000 “Rembrandt” APUs, but it will be enough to keep Intel’s Iris Xe iGPUs at bay.

Zen 4-based Raphael Ryzen processors aren’t expected until late 2022, so there’s still plenty of time. The processors will compete with Intel’s 13th Gen Raptor Lake desktop processors.

read also:

NVIDIA Says Its Acquisition of Arm Is Necessary for Arm’s Survival Following Intel’s Ambitious Chip-Building Plans


Comments are closed.